Simulation of Error Pulses in Two-Phase CMOS Inverters at Charge Collection from the Track of an Ionizing Particle
https://doi.org/10.1134/S2304487X19030143
Abstract
Charge collection from the tracks of single ionizing particles by two-phase CMOS inverters with a design norm of 65 nm on two mutually connected channels (phases) forming a chain has been simulated. The occurrence of error pulses caused by charge collection from tracks directed along the normal to the surface of the device part of the crystal has been analyzed. The input points of particle tracks are at the drain areas of transistors or at a distance of 0.3–0.7 μm from them. The durations of error pulses on the nodes of the elements which collecting the charge from the track are from 120 to 300 ps. The amplitudes of pulses relative to the voltage on the power bus or common bus range from 0.05 to 1.0 V. The propagation of noise pulses along the chain of two-phase CMOS inverters occurs only for tracks with entry points into the drain area of transistors. If the linear energy transfer to the track is 60 MeV cm2 /mg, an error pulse can be transferred only to the next inverter if error pulses are formed at two outputs of the two-phase CMOS inverter and the sum of their amplitudes exceeds the supply voltage of the element.
Keywords
two-phase inverter,
error pulse,
simulation,
unsteady state,
single nuclear particle,
failure tolerance,
track of a particle
Supporting agencies: The work was carried out within the framework of the RFBR grant № 19-07-00651
About the Authors
V. Ya. Stenin
National Research Nuclear University MEPhI (Moscow Engineering Physics Institute); Scientific Research Institute of System Analysis, Russian Academy of Sciences
Russian Federation
Russian Federation
115409
117218
Moscow
Yu. V. Katunin
National Research Nuclear University MEPhI (Moscow Engineering Physics Institute)
Russian Federation
Russian Federation
117218
Moscow
References
1. Canaris J., Whitaker S., Circuit techniques for the radiation environment of space, IEEE 1995 Custom Integrated Circuits Conference, 1995, pp. 77–80.
2. Knowles K. R., Logic architecture for single event upset immunity, US Patent № 6614257 B2, Sep. 2, 2003.
3. Zhang M., Shanbhag R., Design of soft error tolerant logic circuits, Proceedings of the Workshop on System Effects of Soft Logic Errors, Univ. of Illinois, USA, Apr. 2005, pp. 1–4.
4. Calin T., Nicolaidis M., Velazco R., Upset hardened memory design for submicron CMOS technology, IEEE Trans. Nucl. Sci., 1996, vol. 43, no. 6, pp. 2874–2878.
5. Ol'chev S. I., Stenin V. Ya., CMOS Logic Elements with Increased Failure Resistance to Single−Event Upsets, Russ. Microelectron., 2011, vol. 40, no. 3, pp. 156–169.
6. Katunin Yu. V., Stenin V. Ya., Simulation of the Local Effect of Nuclear Particles on 65-nm CMOS Elements of Two-Phase Logics, Russian Microelectronics, 2012, vol. 41, no. 4, pp. 239–250.
7. Katunin Yu. V., Stenin V. Ya., Stepanov P. V., Modeling the characteristics of trigger elements of two-phase CMOS logic, taking into account the charge sharing effect under exposure to single nuclear particles, Russ. Microelectron., 2014, vol. 43, no. 2, pp. 112–124.
8. Garg R., Khatri S. P., Analysis and design of resilient VLSI circuits: mitigating soft errors and process variations. N. Y.: Springer, 2010, pp. 194–205.
9. Katunin Yu. V., Stenin V. Ya., Simulation of Single Event Effects in STG DICE Memory Cells, Russ. Microelectron., 2018, vol. 47, no. 1, pp. 20−33.
10. Nicolaidis M., Soft Errors in Modern Electronic Systems, N. Y.: Springer, 2011, pp. 35–37.
Review
For citations:
Stenin V.Ya., Katunin Yu.V. Simulation of Error Pulses in Two-Phase CMOS Inverters at Charge Collection from the Track of an Ionizing Particle. Vestnik natsional'nogo issledovatel'skogo yadernogo universiteta "MIFI". 2019;8(3):274-282. (In Russ.) https://doi.org/10.1134/S2304487X19030143
Views:
93
Email this article 