Correction of the Duration of Error Pulses in CMOS Combinational Logic Elements when Collecting Charge from Tracks of Single Particles
https://doi.org/10.1134/S2304487X20020145
Abstract
The 3D-TCAD simulation of a noise pulse generation in CMOS combinational elements as a part of a majority element when collecting charge from tracks of single ionizing particles has been reported. The duration of noise pulses and its reducing in the logical elements by the 65-nm CMOS bulk technology with shallow trench isolation of transistor groups have been estimated. The simulation of the charge collection has been performed for a linear energy transfer of 60 MeV cm2/mg to a track. When the charge is collected from the particle track by the closed transistors of the NAND (NOR) elements, they transit to an open state (in particular, to the inverse offset mode). As a result, a noise pulse appears at the NAND (NOR) node, which closes the transistor of the output inverter of the AND (OR) element. The closed transistor of the inverter, collecting a charge from the same track, can compensate a part of the pulse duration when transmitting the pulse to the output of the AND (OR) element. Duplicating the inverter with the location of the main and additional transistors of the inverter on the boundary sides of the topological groups of NAND (NOR) transistors promotes reducing the duration of noise pulses when collecting a charge from the track of a single particle. Taking into account the correction, the duration of interferences occurring in the majority element is in the range of 50–300 ps.
Keywords
noise pulse,
combinational element,
majority element,
simulation,
single ionizing particle,
energy transfer,
particle track
Supporting agencies: The study was carried out with the financial support sponsored by the Russian Foundation for Basic Research within the framework of the scientific project No. 19-07-00651
About the Authors
V. Ya. Stenin
National Research Nuclear University MEPhI (Moscow Engineering Physics Institute); Scientific Research Institute of System Analysis, Russian Academy of Sciences
Russian Federation
Russian Federation
115409
117218
Moscow
Yu. V. Katunin
Scientific Research Institute of System Analysis, Russian Academy of Sciences
Russian Federation
Russian Federation
117218
Moscow
References
1. Soft errors in modern electronic systems / Editor M. Nicolaidis. New York: Springer, 2011. P. 35–37.
2. Dodd P. E., Messengill L. W. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics // IEEE Transactions on Nuclear Science. 2003. V. 50. № 3. P. 583–602.
3. Dodd P. E., Shaneyfelt M. R., Felix J. A., Shwank J. R. Production and Propagation of Single-Event Tranients in High-Speed Digital Logic ICs // IEEE Transactions on Nuclear Science. 2004. V. 51. № 6. P. 3278–3284.
4. Ferlet-Cavrois V., Messengill L. W., Couker P. Single-Event Transients in Digital CMOS – A Review // IEEE Transactions on Nuclear Science. 2013. V. 60. № 3. P. 1767–1790.
5. Mahatme N. N., Jagannathan S., Loveless T. D., Massengill L. W., Bhuva B. L., Wen S.-J., Wong R. Comparison of combinational and sequential error rates for a deep submicron process // IEEE Transactions on Nuclear Science. 2011. V. 58. № 6. P. 2719–2725.
6. Ahlbin J. R., Massengill L. W., Bhuva B. L., Narasimham B., Gadlage M. J., Eaton P. H. Single-event transient pulse quenching in advanced CMOS logic circuits // IEEE Transactions on Nuclear Science. 2009. V. 56. № 6. P. 3050–3056.
7. Atkinson N. M., Witulski A. F., Holman W. T., Ahlbin J. R., Bhuva B. L., Massengill L. W. Layout technique for single-event transient mitigation via pulse quenching // IEEE Transactions on Nuclear Science. 2011. V. 58. № 3. P. 885–890.
8. Stenin V. Ya., Antonyuk A. V., Katunin Yu. V., Stepanov P. V. Translation Lookaside Buffer on the 65-nm STG DICE Hardened Elements // Telfor Journal. 2018. V. 10. № 1. P. 50−55.
9. Katunin Yu. V., Stenin V. Ya., Kompensaciya impul’sov pomekh v troichnom KMOP mazhoritarnom elemente na logicheskih elementah I-NE pri vozdejstvii odinochnyh ioniziruyushchih chastic [The noise pulse compensation in the ternary CMOS majority element on logical elements NAND under impacts of single ionizing particles], Vestnik NIYaU MIFI, 2019, vol. 8, no. 4, pp. 357–364 (in Russian).
10. Katunin Yu. V., Stenin V. Ya., Modeling of single ionizing particles impacts on CMOS logic elements of a triple majority gate, Russian Microelectronics, 2020, vol. 49, no. 3, pp. 214–223.
11. Garg R., Khatri S. P. Analysis and design of resilient VLSI circuits: mitigating soft errors and process variations. New York: Springer, 2010. P. 194–205.
Review
For citations:
Stenin V.Ya., Katunin Yu.V. Correction of the Duration of Error Pulses in CMOS Combinational Logic Elements when Collecting Charge from Tracks of Single Particles. Vestnik natsional'nogo issledovatel'skogo yadernogo universiteta "MIFI". 2020;9(3):226-235. (In Russ.) https://doi.org/10.1134/S2304487X20020145
Views:
95
Email this article 